Get new jobs for this search by email

ASIC/SOC Silicon Physical Design Engineer

Join to apply for the ASIC/SOC Silicon Physical Design Engineer role at MatX

ASIC/SOC Silicon Physical Design Engineer

Join to apply for the ASIC/SOC Silicon Physical Design Engineer role at MatX

Get AI-powered advice on this job and more exclusive features.

MatX's mission is to make the world's best AI models run as efficiently as allowed by physics, bringing the world years ahead in AI quality and availability. MatX is seeking silicon physical design engineers to join our team as we create best-in-class silicon for high-performance and sustainable GenAI. Silicon Physical Design Engineers will be responsible for developing performant and functionally correct silicon for MatX products across compute, memory management, high-speed connectivity, and other key technologies in leading-edge process nodes.
Responsibilities include:

• Contribute to MatX's Physical Design methodology to achieve a scalable solution across block, subsystem, and fullchip designs from RTL to GDSII
• Own entire subsystems or subsets and/or chip-level Physical Design deliverables including but not limited to: construction (partitioning, floorplanning, synthesis, place & route, clocking) and sign-off (equivalency, extraction, timing, power estimation, EMIR, physical verification)
• Plan and drive intermediate and sign-off reviews. Report execution progress towards various silicon milestones including design freeze and tapeout
• Work closely with the Design, DFT, and other Physical Design co-owners of the subsystem/block in question to deliver best-in-class Performance-Power-Area results
  

• Bachelor of Science in Electrical Engineering or equivalent
• Minimum 8 years of industry experience in ASIC Physical Design
• Great interpersonal and communication skills
• Strong proficiency in programming languages such as Perl, Python, and TCL
• Expertise driving Physical Design construction and sign-off for blocks, subsystems, and/or fullchip from early RTL to production silicon
• Experience collaborating with Design, Verification, and DFT teams to structure, partition, and optimize designs for PPA through sign-off
  

• 8 years of industry experience in ASIC Physical Design
• Experience working with third-party Design Services partners
  

• The US base salary for this full-time position is $120,000 - $400,000 + equity
  

• Commuter stipend available for employees within 60 minutes of the office
• 401(k) with contribution matching
• Health, vision, and dental insurance
• Life and AD&D insurance
  

Seniority level

• Seniority level

  Mid-Senior level

Employment type

• Employment type

  Full-time

Job function

• Job function

  Engineering and Information Technology

• Industries

  Computer Hardware Manufacturing

Referrals increase your chances of interviewing at MatX by 2x

Sign in to set job alerts for “Physical Design Engineer” roles.

Physical Design Engineer, Custom Datapath

Sunnyvale, CA $183,000.00-$271,000.00 2 weeks ago

Physical Design and Verification Engineer

Sunnyvale, CA $142,000.00-$203,000.00 2 weeks ago

San Jose, CA $150,000.00-$275,000.00 5 days ago

Mountain View, CA $156,000.00-$229,000.00 3 weeks ago

Physical Design Engineer (Place & Route)

ASIC Physical Design Engineer, Annapurna Labs

CPU Physical Design – Low Power Signoff Engineer

SOC/ASIC Physical Design Engineer (Silicon Engineering)

Sunnyvale, CA $130,000.00-$155,000.00 2 weeks ago

Fremont, CA $115,000.00-$120,000.00 1 week ago

San Francisco Bay Area $145,000.00-$225,000.00 4 weeks ago

San Jose, CA $151,091.00-$170,280.00 1 week ago

We’re unlocking community knowledge in a new way. Experts add insights directly into each article, started with the help of AI.