Get new jobs for this search by email
Lead Mixed-Signal IC Layout Design Engineer
Chelsea Search Group - Richardson 3 days ago
Mixed-Signal IC Layout LeadnFull-time + BenefitsnRichardson, Texas (onsite/hybrid)nUS Citizen or US Permanent ResidentnnRespons...
More...
Sr Principal Engineer Microelectronic Semiconductors
Northrop Grumman Corp. (AU) - Manhattan Beach, California, United States, 90266 3 days ago
RELOCATION ASSISTANCE: No relocation assistance available
CLEARANCE TYPE: None
TRAVEL: Yes, 10% of the Time
Description
At Northrop Grumman, our emplo...
More...
IC Layout Design Engineer (FinFET)
Chelsea Search Group - Richardson, Texas, United States, 75080 3 days ago
IC Layout DesignerFull-time + BenefitsRichardson, Texas (onsite/hybrid)US Citizen or US Permanent ResidentRequ...
More...
Principal Layout Designer
Skyworks Solutions, Inc. - Andover, Massachusetts, us, 05544 1 days ago
Press Tab to Move to Skip to Content LinkCheck below to see if you have what is needed for this opportunity, and if so, make an application ...
More...
Analog IC Design Engineer, Principal
Veracity - Santa Clara, California, us, 95053 3 days ago
Analog IC Design Engineer, Principal
Santa Clara, CA, US Hybrid - Currently, 2 days a week in the officeYou will be working with multi-funct...
More...
Analog IC Design Engineer, Principal
Veracity - Santa Clara 3 days ago
Analog IC Design Engineer, Principal Santa Clara, CA, US Hybrid - Currently, 2 days a week in the office Yo...
More...
Resolution Enhancement Techniques Technologist
Texas Instruments - Dallas, Texas, United States, 75215 3 days ago
Job DescriptionAbout TI
Texas Instruments Incorporated (TI) is a global semiconductor design and manufacturing company that develops analog ...
More...
Go to next pageChelsea Search Group - Richardson
Work at Chelsea Search Group
Mixed-Signal IC Layout Lead
nFull-time + Benefits
nRichardson, Texas (onsite/hybrid)
nUS Citizen or US Permanent Resident
n
nResponsibilities:
n• Chip-level integration including IP blocks, digital blocks, and analog blocks
n• Chip-level verification including DRC/LVS/EMIR, parasitic extraction, and metal density fill
n
nRequired Experience:
n• 10+ years industry experience in IC layout
n• Solid experience in Cadence Virtuoso/Synopsys Custom Compiler Layout tool and verification tools, Calibre/PVS/IC Validator
n• Experience in LVS and DRC
n• Good understanding of the semiconductor foundry process flow
n• BSEE or Associate of Applied Science (ASS) degree in IC Layout Design
n• Strong communication and customer service skills, ability to work under time constraints, attention to details, reading layout specifications
n
nIC MASK LAYOUT DESIGN GROUP on LinkedIn:
See details and apply
Lead Mixed-Signal IC Layout Design Engineer