E-Space
Senior Analog/RFIC Design Engineer
E-Space - Saratoga, California, us, 95071
Work at E-Space
Overview
- View job
Overview
Join to apply for the
Senior Analog/RFIC Design Engineer
role at
E-Space Join to apply for the
Senior Analog/RFIC Design Engineer
role at
E-Space Get AI-powered advice on this job and more exclusive features. Ready to make connectivity from space universally accessible, secure and actionable? Then you’ve come to the right place!
E-Space is bridging Earth and space to enable hyper-scaled deployments of Internet of Things (IoT) solutions and services. We are building a highly-advanced low Earth orbit (LEO) space system that will fundamentally change the design, economics, manufacturing and service delivery associated with traditional satellite and terrestrial IoT systems.
We’re intentional, we’re unapologetically curious and we’re 100% committed to innovate space-based communications and deliver actionable intelligence that will expand global economies, protect space and our planet and enhance our overall quality of life.
We are seeking a highly skilled and experienced Senior Analog/RFIC Design Engineer to join our engineering team. In this role, you will be responsible for designing, simulating, and verifying high-performance analog and RF integrated circuits for applications such as 5G, IoT, and satellite communications. You will collaborate with cross-functional teams to define requirements, develop innovative design solutions, and ensure that products meet the highest standards of quality and performance.
What you will be doing:
Analog/RF Circuit Design: Design, simulate, and optimize analog and RF IC blocks such as amplifiers, mixers, oscillators, filters, phase-locked loops (PLLs), low-noise amplifiers (LNAs), and power amplifiers (PAs) Develop high-performance designs that meet stringent requirements for power, noise, and linearity Simulation and Verification: Conduct detailed circuit simulations and optimizations using industry-standard EDA tools (Cadence, Mentor Graphics, etc.) Perform pre-tapeout and post-layout verification to ensure design integrity and performance specifications are met Layout and Parasitic Extraction: Guide layout engineers on the physical implementation of analog/RF blocks, with an understanding of the impact of parasitics and layout dependencies Conduct post-layout simulations and resolve layout-related issues to meet performance and yield targets Test and Validation: Collaborate with test engineers to define test strategies and design-for-test (DFT) implementations Support silicon validation and debugging, providing technical expertise to ensure successful first-pass silicon Cross-functional Collaboration: Work with system architects, digital designers, and process technology teams to align on project specifications and timelines Support product and test engineering teams in production ramp and yield improvement activities Documentation and Reporting: Document design processes, circuit blocks, and simulation results in detail Present design reviews and progress updates to internal teams and management
What you bring to this role:
Minimum of 5-10 years of experience in analog and RFIC design, with a track record of successful product tape-outs Proficient in analog/RF circuit design for ICs in CMOS technology Strong expertise with Cadence Spectre, Mentor Graphics, or similar EDA tools Solid understanding of analog/RF principles, including matching, noise, stability, and non-linearity Excellent problem-solving skills, attention to detail, strong communication abilities, and an aptitude for working in a collaborative environment
Bonus points for the following:
MS or Ph.D. in Electrical Engineering or related field, with a focus on Analog/RFIC design Experience with high-frequency circuit design (GHz range) and high-speed data converters Knowledge of mixed-signal IC design, including ADC/DAC design and integration of analog and digital components Experience with RF system design for wireless communications (LTE, 5G, etc.
This is a full time, exempt position, based out of our Saratoga office. The target base pay for this position is $140,000 - $200,000 annually. The total compensation packaged will be determined by various factors such as your relevant job-related knowledge, skills, and experience.
We are redefining how satellites are designed, manufactured and used—so we’re looking for candidates with passion, deep knowledge and direct experience on LEO satellite component development, design and in-orbit activities. If that’s your experience – then we’ll be immediately wow-ed.
E-Space is not currently able to provide employment sponsorship for candidates who do not hold work authorization for the location of this role.
Why E-Space is right for you:
As a member of our team, you will play a crucial role in driving our success. Our team members have a strong sense of dedication and responsibility; this includes a strong commitment to our mission to create an entirely new suite of global capabilities to improve lives, business efficiencies and build a smarter planet. This means that there will be times when extra hours, including nights and weekends, may be needed to meet critical deadlines and mission goals. In return, we offer a dynamic work environment with opportunities for professional growth and development and the chance to make a meaningful impact in a high-growth industry.
We want you to make the most of your journey at E-Space. That’s why we support and invest in the physical, emotional and financial well-being of our team members and their families. Some of what you can expect when working at E-Space:
An opportunity to really make a difference Sustainability at our core Fair and honest workplace Innovative thinking is encouraged Competitive salaries Continuous learning and development Health and wellness care options Financial solutions for the future Optional legal services (US only) Paid holidays Paid time off
Seniority level
Seniority level Mid-Senior level Employment type
Employment type Full-time Job function
Job function Engineering and Information Technology Industries Telecommunications Referrals increase your chances of interviewing at E-Space by 2x Get notified about new Senior Design Engineer jobs in
Saratoga, CA . Mountain View, CA $183,000.00-$271,000.00 6 days ago Sunnyvale, CA $170,000.00-$240,000.00 1 week ago Sunnyvale, CA $204,000.00-$281,000.00 1 week ago Milpitas, CA $80,000.00-$115,000.00 2 weeks ago Sr. Manager, Mechanical Design Engineering, Energy
Sr. Mechanical Design Engineer, Power Electronics
Sr. Mechanical Design Engineer, Test Infrastructure & Systems Engineering
Sr. Mechanical Design Engineer - Wafer Chucks & Wafer Positioning Stages
Design Manager, Ecosystem and Collaboration UI
San Jose, CA $133,100.00-$256,500.00 2 weeks ago Sr. Mechanical Design Engineer - Wafer Chucks & Wafer Positioning Stages
Milpitas, CA $114,100.00-$194,000.00 1 week ago Senior Design and Simulation Engineer (HIL)
San Francisco Bay Area $160,000.00-$240,000.00 4 weeks ago Mountain View, CA $178,000.00-$265,000.00 1 day ago Milpitas, CA $140,700.00-$239,200.00 1 week ago Senior Mechanical Engineer - Low Voltage Electronics
San Francisco Bay Area $180,000.00-$240,000.00 1 month ago San Francisco Bay Area $130,000.00-$150,000.00 2 weeks ago Senior Mechanical Engineer (Vision Equipment)
Sunnyvale, CA $129,000.00-$218,300.00 1 week ago Palo Alto, CA $167,400.00-$209,300.00 2 weeks ago CAD/CAM Engineering Manager 2 - R10197802
Sunnyvale, CA $142,200.00-$213,400.00 2 weeks ago Senior Mechanical Engineer – Interconnect Design
San Jose, CA $200,000.00-$230,000.00 2 weeks ago San Francisco Bay Area $180,000.00-$240,000.00 3 hours ago Sr. Opto-Mechanical Design Engineer (Opto-Mech camera development technical lead)
Santa Clara, CA $247,000.00-$260,000.00 6 days ago Interaction Design Manager, Google Search
Mountain View, CA $224,000.00-$315,000.00 2 days ago San Jose, CA $200,000.00-$300,000.00 5 days ago Manager, Digital Design - Mixed-Signal High-Speed I/O SerDes
Silicon Manager, IP Architecture and Design
Mountain View, CA $183,000.00-$271,000.00 1 day ago Software Engineering Manager - AI Systems Co-Design
Menlo Park, CA $177,000.00-$251,000.00 2 weeks ago Senior Quality Engineer (Design Controls and V&V)
Sunnyvale, CA $126,100.00-$213,500.00 1 week ago We’re unlocking community knowledge in a new way. Experts add insights directly into each article, started with the help of AI.
#J-18808-Ljbffr
Senior Analog/RFIC Design Engineer
role at
E-Space Join to apply for the
Senior Analog/RFIC Design Engineer
role at
E-Space Get AI-powered advice on this job and more exclusive features. Ready to make connectivity from space universally accessible, secure and actionable? Then you’ve come to the right place!
E-Space is bridging Earth and space to enable hyper-scaled deployments of Internet of Things (IoT) solutions and services. We are building a highly-advanced low Earth orbit (LEO) space system that will fundamentally change the design, economics, manufacturing and service delivery associated with traditional satellite and terrestrial IoT systems.
We’re intentional, we’re unapologetically curious and we’re 100% committed to innovate space-based communications and deliver actionable intelligence that will expand global economies, protect space and our planet and enhance our overall quality of life.
We are seeking a highly skilled and experienced Senior Analog/RFIC Design Engineer to join our engineering team. In this role, you will be responsible for designing, simulating, and verifying high-performance analog and RF integrated circuits for applications such as 5G, IoT, and satellite communications. You will collaborate with cross-functional teams to define requirements, develop innovative design solutions, and ensure that products meet the highest standards of quality and performance.
What you will be doing:
Analog/RF Circuit Design: Design, simulate, and optimize analog and RF IC blocks such as amplifiers, mixers, oscillators, filters, phase-locked loops (PLLs), low-noise amplifiers (LNAs), and power amplifiers (PAs) Develop high-performance designs that meet stringent requirements for power, noise, and linearity Simulation and Verification: Conduct detailed circuit simulations and optimizations using industry-standard EDA tools (Cadence, Mentor Graphics, etc.) Perform pre-tapeout and post-layout verification to ensure design integrity and performance specifications are met Layout and Parasitic Extraction: Guide layout engineers on the physical implementation of analog/RF blocks, with an understanding of the impact of parasitics and layout dependencies Conduct post-layout simulations and resolve layout-related issues to meet performance and yield targets Test and Validation: Collaborate with test engineers to define test strategies and design-for-test (DFT) implementations Support silicon validation and debugging, providing technical expertise to ensure successful first-pass silicon Cross-functional Collaboration: Work with system architects, digital designers, and process technology teams to align on project specifications and timelines Support product and test engineering teams in production ramp and yield improvement activities Documentation and Reporting: Document design processes, circuit blocks, and simulation results in detail Present design reviews and progress updates to internal teams and management
What you bring to this role:
Minimum of 5-10 years of experience in analog and RFIC design, with a track record of successful product tape-outs Proficient in analog/RF circuit design for ICs in CMOS technology Strong expertise with Cadence Spectre, Mentor Graphics, or similar EDA tools Solid understanding of analog/RF principles, including matching, noise, stability, and non-linearity Excellent problem-solving skills, attention to detail, strong communication abilities, and an aptitude for working in a collaborative environment
Bonus points for the following:
MS or Ph.D. in Electrical Engineering or related field, with a focus on Analog/RFIC design Experience with high-frequency circuit design (GHz range) and high-speed data converters Knowledge of mixed-signal IC design, including ADC/DAC design and integration of analog and digital components Experience with RF system design for wireless communications (LTE, 5G, etc.
This is a full time, exempt position, based out of our Saratoga office. The target base pay for this position is $140,000 - $200,000 annually. The total compensation packaged will be determined by various factors such as your relevant job-related knowledge, skills, and experience.
We are redefining how satellites are designed, manufactured and used—so we’re looking for candidates with passion, deep knowledge and direct experience on LEO satellite component development, design and in-orbit activities. If that’s your experience – then we’ll be immediately wow-ed.
E-Space is not currently able to provide employment sponsorship for candidates who do not hold work authorization for the location of this role.
Why E-Space is right for you:
As a member of our team, you will play a crucial role in driving our success. Our team members have a strong sense of dedication and responsibility; this includes a strong commitment to our mission to create an entirely new suite of global capabilities to improve lives, business efficiencies and build a smarter planet. This means that there will be times when extra hours, including nights and weekends, may be needed to meet critical deadlines and mission goals. In return, we offer a dynamic work environment with opportunities for professional growth and development and the chance to make a meaningful impact in a high-growth industry.
We want you to make the most of your journey at E-Space. That’s why we support and invest in the physical, emotional and financial well-being of our team members and their families. Some of what you can expect when working at E-Space:
An opportunity to really make a difference Sustainability at our core Fair and honest workplace Innovative thinking is encouraged Competitive salaries Continuous learning and development Health and wellness care options Financial solutions for the future Optional legal services (US only) Paid holidays Paid time off
Seniority level
Seniority level Mid-Senior level Employment type
Employment type Full-time Job function
Job function Engineering and Information Technology Industries Telecommunications Referrals increase your chances of interviewing at E-Space by 2x Get notified about new Senior Design Engineer jobs in
Saratoga, CA . Mountain View, CA $183,000.00-$271,000.00 6 days ago Sunnyvale, CA $170,000.00-$240,000.00 1 week ago Sunnyvale, CA $204,000.00-$281,000.00 1 week ago Milpitas, CA $80,000.00-$115,000.00 2 weeks ago Sr. Manager, Mechanical Design Engineering, Energy
Sr. Mechanical Design Engineer, Power Electronics
Sr. Mechanical Design Engineer, Test Infrastructure & Systems Engineering
Sr. Mechanical Design Engineer - Wafer Chucks & Wafer Positioning Stages
Design Manager, Ecosystem and Collaboration UI
San Jose, CA $133,100.00-$256,500.00 2 weeks ago Sr. Mechanical Design Engineer - Wafer Chucks & Wafer Positioning Stages
Milpitas, CA $114,100.00-$194,000.00 1 week ago Senior Design and Simulation Engineer (HIL)
San Francisco Bay Area $160,000.00-$240,000.00 4 weeks ago Mountain View, CA $178,000.00-$265,000.00 1 day ago Milpitas, CA $140,700.00-$239,200.00 1 week ago Senior Mechanical Engineer - Low Voltage Electronics
San Francisco Bay Area $180,000.00-$240,000.00 1 month ago San Francisco Bay Area $130,000.00-$150,000.00 2 weeks ago Senior Mechanical Engineer (Vision Equipment)
Sunnyvale, CA $129,000.00-$218,300.00 1 week ago Palo Alto, CA $167,400.00-$209,300.00 2 weeks ago CAD/CAM Engineering Manager 2 - R10197802
Sunnyvale, CA $142,200.00-$213,400.00 2 weeks ago Senior Mechanical Engineer – Interconnect Design
San Jose, CA $200,000.00-$230,000.00 2 weeks ago San Francisco Bay Area $180,000.00-$240,000.00 3 hours ago Sr. Opto-Mechanical Design Engineer (Opto-Mech camera development technical lead)
Santa Clara, CA $247,000.00-$260,000.00 6 days ago Interaction Design Manager, Google Search
Mountain View, CA $224,000.00-$315,000.00 2 days ago San Jose, CA $200,000.00-$300,000.00 5 days ago Manager, Digital Design - Mixed-Signal High-Speed I/O SerDes
Silicon Manager, IP Architecture and Design
Mountain View, CA $183,000.00-$271,000.00 1 day ago Software Engineering Manager - AI Systems Co-Design
Menlo Park, CA $177,000.00-$251,000.00 2 weeks ago Senior Quality Engineer (Design Controls and V&V)
Sunnyvale, CA $126,100.00-$213,500.00 1 week ago We’re unlocking community knowledge in a new way. Experts add insights directly into each article, started with the help of AI.
#J-18808-Ljbffr